

Access provided by:
Columbia University
 Sign Out

BROWSE

MY SETTINGS

GET HELP

WHAT CAN I ACCESS?

Browse Journals & Magazines > Solid-State Circuits, IEEE Jou ... ?

Solid-State Circuits, IEEE Journal of



Popular

Early Access

Current Issue

Past Issues

About Journal

Submit Your Manuscript

Popular Articles (February 2015)

Includes the top 50 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.

Sponsor


 Select All Results

Sort by: Most Popular

1. A 0.87 W Transceiver IC for 100 Gigabit Ethernet in 40 nm CMOS 

Hyosup Won ; Taehun Yoon ; Jinho Han ; Joon-Yeong Lee ; Jong-Hyeok Yoon ; Taeho Kim ; Jeong-Sup Lee ; Sangeun Lee ; Kwangseok Han ; Jinhee Lee ; Jinho Park ; Hyeon-Min Bae
 Publication Year: 2015 , Page(s): 399 - 413

 |  |  Quick Abstract | PDF (3499 KB) |  HTML


2. A Cascode Miller-Compensated Three-Stage Amplifier With Local Impedance Attenuation for Optimized Complex-Pole Control 

Min Tan ; Wing-Hung Ki
 Publication Year: 2015 , Page(s): 440 - 449

 |  |  Quick Abstract | PDF (1842 KB) |  HTML

3. A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration 

Sunghyuk Lee ; Chandrakasan, A.P. ; Hae-Seung Lee
 Publication Year: 2014 , Page(s): 2846 - 2856
 Cited by: Papers (1)

 |  |  Quick Abstract | PDF (2481 KB) |  HTML

4. A Low-Power CMOS Receiver for 5 GHz WLAN 


Homayoun, A. ; Razavi, B.
 Publication Year: 2015 , Page(s): 630 - 643

 |  |  Quick Abstract | PDF (2782 KB) |  HTML

5. A 40 nm CMOS 195 mW/55 mW Dual-Path Receiver AFE for Multi-Standard 8.5–11.5 Gb/s Serial Links 

Bo Zhang ; Nazemi, A. ; Garg, A. ; Kocaman, N. ; Ahmadi, M.R. ; Khanpour, M. ; Heng Zhang ; Jun Cao ; Momtaz, A.

Publication Year: 2015 , Page(s): 426 - 439

 |  |  Quick Abstract | PDF (2893 KB) |  HTML

6. A TDC-Free Mostly-Digital FDC-PLL Frequency Synthesizer With a 2.8–3.5 GHz DCO 

Venerus, C. ; Galton, I.

Publication Year: 2015 , Page(s): 450 - 463

 |  |  Quick Abstract | PDF (2491 KB) |  HTML

7. A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS 

Kimura, H. ; Aziz, P.M. ; Tai Jing ; Sinha, A. ; Kotagiri, S.P. ; Narayan, R. ; Hairong Gao ; Ping Jing ; Hom, G. ; Anshi Liang ; Zhang, E. ; Kadkol, A. ; Kothari, R. ; Chan, G. ; Yehui Sun ; Ge, B. ; Zeng, J. ; Ling, K. ; Wang, M.C. ; Malipatil, A. ; Lijun Li ; Abel, C. ; Zhong, F.

Publication Year: 2014 , Page(s): 3091 - 3103

Cited by: Papers (6)

 |  Quick Abstract | PDF (3299 KB) |  HTML

8. A 0.15 V Input Energy Harvesting Charge Pump With Dynamic Body Biasing and Adaptive Dead-Time for Efficiency Improvement 

Jungmoon Kim ; Mok, P.K.T. ; Chulwoo Kim

Publication Year: 2015 , Page(s): 414 - 425


 |  |  Quick Abstract | PDF (2265 KB) |  HTML

9. A 25 Gb/s 5.8 mW CMOS Equalizer 

Jun Won Jung ; Razavi, B.

Publication Year: 2015 , Page(s): 515 - 526

 |  |  Quick Abstract | PDF (2044 KB) |  HTML

10. A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique 

Wei Deng ; Dongsheng Yang ; Ueno, T. ; Siriburanon, T. ; Kondo, S. ; Okada, K. ; Matsuzawa, A.

Publication Year: 2015 , Page(s): 68 - 80

Cited by: Papers (1)

 |  Quick Abstract | PDF (2319 KB) |  HTML

11. A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC 

Hyeok-Ki Hong ; Wan Kim ; Hyun-Wook Kang ; Sun-Jae Park ; Choi, M. ; Ho-Jin Park ; Seung-Tak Ryu

Publication Year: 2015 , Page(s): 543 - 555


































 |  |  Quick Abstract | PDF (3075 KB) |  HTML

12. An RF Receiver for Intra-Band Carrier Aggregation 

Hwu, S.-C. ; Razavi, B.

Publication Year: 2015 , Page(s): 946 - 961

 |  |  Quick Abstract | PDF (3106 KB)

- 13. A 0.13 μm CMOS System-on-Chip for a 512 x 424 Time-of-Flight Image Sensor With Multi-Frequency Photo-Demodulation up to 130 MHz and 2 GS/s ADC** 
- Bamji, C.S. ; O'Connor, P. ; Elkhatib, T. ; Mehta, S. ; Thompson, B. ; Prather, L.A. ; Snow, D. ; Akkaya, O.C. ; Daniel, A. ; Payne, A.D. ; Perry, T. ; Fenton, M. ; Vei-Han Chan
Publication Year: 2015 , Page(s): 303 - 319
-  |  |  Quick Abstract | PDF (4437 KB) |  HTML
-
- 14. A 25 GHz Fast-Lock Digital LC PLL With Multiphase Output Using a Magnetically-Coupled Loop of Oscillators** 
- Hekmat, M. ; Aryanfar, F. ; Wei, J. ; Gadde, V. ; Navid, R.
Publication Year: 2015 , Page(s): 490 - 502
-  |  |  Quick Abstract | PDF (3959 KB) |  HTML
-
- 15. A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology** 
- Crols, J. ; Steyaert, M.S.J.
Publication Year: 1995 , Page(s): 1483 - 1492
Cited by: Papers (185) | Patents (81)
-  |  |  Quick Abstract | PDF (912 KB)
-
- 16. 4x25 Gb/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS Technology** 
- Ping-Chuan Chiang ; Jhih-Yu Jiang ; Hao-Wei Hung ; Chin-Yang Wu ; Gaun-Sing Chen ; Jri Lee
Publication Year: 2015 , Page(s): 573 - 585
-  |  |  Quick Abstract | PDF (5188 KB) |  HTML
-
- 17. A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC** 
- Elkholy, A. ; Anand, T. ; Choi, W.-S. ; Elshazly, A. ; Hanumolu, P.K.
Publication Year: 2015 , Page(s): 867 - 881
-  |  |  Quick Abstract | PDF (3275 KB)
-
- 18. A CMOS bandgap reference circuit with sub-1-V operation** 
- Banba, H. ; Shiga, H. ; Umezawa, A. ; Miyaba, T. ; Tanzawa, T. ; Atsumi, S. ; Sakui, K.
Publication Year: 1999 , Page(s): 670 - 674
Cited by: Papers (282) | Patents (93)
-  |  |  Quick Abstract | PDF (232 KB)
-
- 19. A 345 μW Multi-Sensor Biomedical SoC With Bio-Impedance, 3-Channel ECG, Motion Artifact Reduction, and Integrated DSP** 
- Van Helleputte, N. ; Konijnenburg, M. ; Pettine, J. ; Dong-Woo Jee ; Hyejung Kim ; Morgado, A. ; Van Wegberg, R. ; Torfs, T. ; Mohan, R. ; Breeschoten, A. ; de Groot, H. ; Van Hoof, C. ; Yazicioglu, R.F.
Publication Year: 2015 , Page(s): 230 - 244
-  |  |  Quick Abstract | PDF (4485 KB) |  HTML
-
- 20. Cell-Based Variable-Gain Amplifiers With Accurate dB-Linear Characteristic in 0.18 μm CMOS Technology** 
- Hang Liu ; Xi Zhu ; Boon, C.C. ; Xiaofeng He

Publication Year: 2015 , Page(s): 586 - 596

 |  |  ▶ Quick Abstract | PDF (2021 KB) |  HTML


21. Class E-A new class of high-efficiency tuned single-ended switching power amplifiers 

Sokal, N.O. ; Sokal, A.D.

Publication Year: 1975 , Page(s): 168 - 176

Cited by: Papers (752) | Patents (59)




 |  |  ▶ Quick Abstract | PDF (1648 KB)

22. Millimeter-wave VCOs with wide tuning range and low phase noise, fully integrated in a SiGe bipolar production technology 

Hao Li ; Rein, H.-M.

Publication Year: 2003 , Page(s): 184 - 191

Cited by: Papers (75) | Patents (7)

 |  |  ▶ Quick Abstract | PDF (666 KB) |  HTML

23. A 23 mW, 73 dB Dynamic Range, 80 MHz BW Continuous-Time Delta-Sigma Modulator in 20 nm CMOS 

Ho, S. ; Lo, C.-L. ; Ru, J. ; Zhao, J.

Publication Year: 2015 , Page(s): 908 - 919



 |  |  ▶ Quick Abstract | PDF (3426 KB)


24. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation 

Ka Nang Leung ; Mok, P.K.T.

Publication Year: 2003 , Page(s): 1691 - 1702

Cited by: Papers (152) | Patents (10)


 |  |  ▶ Quick Abstract | PDF (897 KB) |  HTML

25. An Ultra-Low Phase Noise Class-F 2 CMOS Oscillator With 191 dBc/Hz FoM and Long-Term Reliability 

Babaie, M. ; Staszewski, R.B.

Publication Year: 2015 , Page(s): 679 - 692

 |  ▶ Quick Abstract | PDF (3703 KB) |  HTML

26. Field-Programmable LNAs With Interferer-Reflecting Loop for Input Linearity Enhancement 

Jianxun Zhu ; Krishnaswamy, H. ; Kinget, P.R.

Publication Year: 2015 , Page(s): 556 - 572

 |  |  ▶ Quick Abstract | PDF (3413 KB) |  HTML

27. A 42 fJ/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS 

Xinpeng Xing ; Gielen, G.G.E.


Publication Year: 2015 , Page(s): 714 - 723

 |  |  ▶ Quick Abstract | PDF (2517 KB) |  HTML

28. A Compact, Supply-Voltage Scalable 45–66 GHz Baseband-Combining CMOS Phased-Array Receiver 

Kundu, S. ; Paramesh, J.

Publication Year: 2015 , Page(s): 527 - 542

29. A general theory of phase noise in electrical oscillators 

Hajimiri, A. ; Lee, T.H.
Publication Year: 1998 , Page(s): 179 - 194
Cited by: Papers (731) | Patents (28)

 |  |  Quick Abstract | PDF (484 KB)

30. A Minimally Invasive 64-Channel Wireless μ ECoG Implant 

Muller, R. ; Hanh-Phuc Le ; Wen Li ; Ledochowitsch, P. ; Gambini, S. ; Bjorninen, T. ; Koralek, A. ; Carmena, J.M. ; Maharbiz, M.M. ; Alon, E. ; Rabaey, J.M.
Publication Year: 2015 , Page(s): 344 - 359

 |  |  Quick Abstract | PDF (3841 KB)

31. A 14-bit intrinsic accuracy Q^2 random walk CMOS DAC 

Van Der Plas, G.A.M. ; Vandenbussche, J. ; Sansen, Willy ; Steyaert, M.S.J. ; Gielen, G.G.E.
Publication Year: 1999 , Page(s): 1708 - 1718
Cited by: Papers (98) | Patents (22)

 |  |  Quick Abstract | PDF (736 KB)

32. A low-voltage CMOS bandgap reference 

Vittoz, E.A. ; Neyroud, O.
Publication Year: 1979 , Page(s): 573 - 579
Cited by: Papers (46) | Patents (29)

 |  |  Quick Abstract | PDF (873 KB)

33. A low-power low-noise CMOS amplifier for neural recording applications 

Harrison, R.R. ; Charles, C.
Publication Year: 2003 , Page(s): 958 - 965
Cited by: Papers (467) | Patents (46)

 |  |  Quick Abstract | PDF (661 KB)

34. Hybrid Temperature Sensor Network for Area-Efficient On-Chip Thermal Map Sensing 

Seungwook Paek ; Wongyu Shin ; Jaeyoung Lee ; Hyo-Eun Kim ; Jun-Seok Park ; Lee-Sup Kim
Publication Year: 2015 , Page(s): 610 - 618

 |  |  Quick Abstract | PDF (2333 KB) |  HTML

35. A Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolation Method 

Nandwana, R.K. ; Anand, T. ; Saxena, S. ; Kim, S.-J. ; Talegaonkar, M. ; Elkholy, A. ; Choi, W.-S. ; Elshazly, A. ; Hanumolu, P.K.
Publication Year: 2015 , Page(s): 882 - 895

 |  |  Quick Abstract | PDF (3691 KB)


36. A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control 

Wei-Ming Chen ; Harming Chiueh ; Tsan-Jieh Chen ; Chia-Lun Ho ; Chi Jeng ; Ming-Dou Ker ; Chun-Yu Lin ; Ya-Chun Huang ; Chia-

Wei Chou ; Tsun-Yuan Fan ; Ming-Seng Cheng ; Yue-Loong Hsin ; Sheng-Fu Liang ; Yu-Lin Wang ; Fu-Zen Shaw ; Yu-Hsing Huang ; Chia-Hsiang Yang ; Chung-Yu Wu

Publication Year: 2014 , Page(s): 232 - 247

Cited by: Papers (2)

 |  |  ▶ Quick Abstract | PDF (3690 KB) |  HTML

- 37. A 94 GHz 3D Image Radar Engine With 4TX/4RX Beamforming Scan Technique in 65 nm CMOS Technology** 

Pen-Jui Peng ; Pang-Ning Chen ; Chiro Kao ; Yu-Lun Chen ; Jri Lee

Publication Year: 2015 , Page(s): 656 - 668

 |  |  ▶ Quick Abstract | PDF (3467 KB) |  HTML

- 38. Design techniques for high-speed, high-resolution comparators** 

Razavi, B. ; Wooley, B.A.

Publication Year: 1992 , Page(s): 1916 - 1926

Cited by: Papers (151) | Patents (41)

 |  |  ▶ Quick Abstract | PDF (864 KB)

- 39. MOS operational amplifier design-a tutorial overview** 

Gray, P.R. ; Meyer, R.G.

Publication Year: 1982 , Page(s): 969 - 982


Cited by: Papers (202) | Patents (51)

 |  |  ▶ Quick Abstract | PDF (1520 KB)

- 40. A High-Power and Scalable 2-D Phased Array for Terahertz CMOS Integrated Systems** 

Tousi, Y. ; Afshari, E.

Publication Year: 2015 , Page(s): 597 - 609


 |  |  ▶ Quick Abstract | PDF (2244 KB) |  HTML

- 41. An Interleaved Full Nyquist High-Speed DAC Technique** 

Olieman, E. ; Annema, A.-J. ; Nauta, B.

Publication Year: 2015 , Page(s): 704 - 713




 |  |  ▶ Quick Abstract | PDF (1453 KB) |  HTML

- 42. A 1.5-V 12-bit power-efficient continuous-time third-order $\Sigma\Delta$ modulator** 

Gerfers, F. ; Ortmanns, M. ; Manoli, Y.

Publication Year: 2003 , Page(s): 1343 - 1352

Cited by: Papers (45) | Patents (6)

 |  |  ▶ Quick Abstract | PDF (823 KB) |  HTML

- 43. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure** 

Chun-Cheng Liu ; Soon-Jyh Chang ; Guan-Ying Huang ; Ying-Zu Lin

Publication Year: 2010 , Page(s): 731 - 740

Cited by: Papers (120) | Patents (4)

 |  |  ▶ Quick Abstract | PDF (1463 KB) |  HTML

- 44. A 1.5 mW 68 dB SNDR 80 Ms/s 2 × Interleaved Pipelined** 

SAR ADC in 28 nm CMOS

van der Goes, F. ; Ward, C.M. ; Astgimath, S. ; Han Yan ; Riley, J. ; Zeng Zeng ; Mulder, J. ; Sijia Wang ; Bult, K.
Publication Year: 2014 , Page(s): 2835 - 2845

 |  |  Quick Abstract | PDF (1971 KB) |  HTML


45. Single Miller capacitor frequency compensation technique for low-power multistage amplifiers 

Xiaohua Fan ; Mishra, C. ; Sanchez-Sinencio, E.

Publication Year: 2005 , Page(s): 584 - 592

Cited by: Papers (51) | Patents (3)

 |  |  Quick Abstract | PDF (1328 KB) |  HTML

46. CMOS analog integrated circuits based on weak inversion operations 

Vittoz, E. ; Fellrath, J.

Publication Year: 1977 , Page(s): 224 - 231

Cited by: Papers (292) | Patents (94)

 |  |  Quick Abstract | PDF (1016 KB)

47. Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range 

Ribner, D.B. ; Copeland, M.A.

Publication Year: 1984 , Page(s): 919 - 925

Cited by: Papers (82) | Patents (20)

 |  |  Quick Abstract | PDF (1056 KB)

48. A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver 

Sining Zhou ; Chang, M.-C.F.

Publication Year: 2005 , Page(s): 1084 - 1093

Cited by: Papers (84) | Patents (9)

 |  |  Quick Abstract | PDF (760 KB) |  HTML

49. A 1.5-V, 1.5-GHz CMOS low noise amplifier 

Shaeffer, D.K. ; Lee, T.H.

Publication Year: 1997 , Page(s): 745 - 759


Cited by: Papers (653) | Patents (23)

 |  |  Quick Abstract | PDF (436 KB)

50. A Multi-Granularity FPGA With Hierarchical Interconnects for Efficient and Flexible Mobile Computing 

Fang-Li Yuan ; Wang, C.C. ; Tsung-Han Yu ; Markovic, D.

Publication Year: 2015 , Page(s): 137 - 149

 |  |  Quick Abstract | PDF (3857 KB) |  HTML

Aims & Scope

Meet Our Editors

Further Links

The *IEEE Journal of Solid-State Circuits*
publishes papers each month in the broad

Editor-in-Chief
Michael Flynn

area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

University of Michigan

[Personal Sign In](#) | [Create Account](#)

IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [Access Purchased Documents](#)

Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)
- » [Technical Interests](#)

Need Help?

- » **US & Canada:** +1 800 678 4333
- » **Worldwide:** +1 732 981 0060
- » [Contact & Support](#)

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Sitemap](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.

© Copyright 2015 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.