

Browse Journals & Magazines > Solid-State Circuits, IEEE Jou ... ?

Solid-State Circuits, IEEE Journal of



Popular

Early Access

Current Issue

Past Issues

About Journal

Submit Your Manuscript



Popular Articles (April 2014)

Includes the top 25 most frequently downloaded documents for this publication according to the most recent monthly usage statistics.

 Select All Results

 1. A 10-Bit 800-MHz 19-mW CMOS ADC


Chiang, S.-H.W. ; Hyuk Sun ; Razavi, B.

 |  | PDF (3221 KB) |  HTML




 2. MOS operational amplifier design-a tutorial overview


Gray, P.R. ; Meyer, R.G.

 |  | PDF (1520 KB)

 3. Compressed Sensing Analog Front-End for Bio-Sensor Applications


Gangopadhyay, D. ; Allstot, E.G. ; Dixon, A.M.R. ; Natarajan, K. ; Gupta, S. ; Allstot, D.J.

 |  | PDF (3090 KB) |  HTML


 4. Analysis of Metastability in Pipelined ADCs


Hashemi, S. ; Razavi, B.

 |  | PDF (2467 KB) |  HTML



 5. A Reference-Less Clock and Data Recovery Circuit Using Phase-Rotating Phase-Locked Loop


Guanghua Shu ; Saxena, S. ; Woo-Seok Choi ; Talegaonkar, M. ; Inti, R. ; Elshazly, A. ; Young, B. ; Hanumolu, P.K.

 |  | PDF (3156 KB) |  HTML

 6. A 70 dB DR 10 b 0-to-80 MS/s Current-Integrating SAR ADC With Adaptive Dynamic Range


Malki, B. ; Yamamoto, T. ; Verbruggen, B. ; Wambacq, P. ; Craninckx, J.


 |  | PDF (2047 KB) |  HTML






































 7. A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS



Wanghua Wu ; Staszewski, R.B. ; Long, J.R.

 | PDF (3491 KB) |  HTML

Society Sponsor



<input type="checkbox"/>	<p>8. External Capacitor-Less Low Drop-Out Regulator With 25 dB Superior Power Supply Rejection in the 0.4–4 MHz Range</p> <p>Chang-Joon Park ; Onabajo, M. ; Silva-Martinez, J.</p> <p>  PDF (3523 KB)  HTML</p>	
<input type="checkbox"/>	<p>9. A 0.5-to-3 GHz Software-Defined Radio Receiver Using Discrete-Time RF Signal Processing</p> <p>Run Chen ; Hashemi, H.</p> <p>  PDF (4058 KB)  HTML</p>	
<input type="checkbox"/>	<p>10. A Noise-Shaping Time-to-Digital Converter Using Switched-Ring Oscillators—Analysis, Design, and Measurement Techniques</p> <p>Elshazly, A. ; Rao, S. ; Young, B. ; Hanumolu, P.K.</p> <p>  PDF (2890 KB)  HTML</p>	
<input type="checkbox"/>	<p>11. A Deterministic Digital Background Calibration Technique for VCO-Based ADCs</p> <p>Sachin Rao ; Reddy, K. ; Young, B. ; Hanumolu, P.K.</p> <p>  PDF (2627 KB)  HTML</p>	
<input type="checkbox"/>	<p>12. Multi-Drive Stacked-FET Power Amplifiers at 90 GHz in 45 nm SOI CMOS</p> <p>Agah, A. ; Jayamon, J.A. ; Asbeck, P.M. ; Larson, L.E. ; Buckwalter, J.F.</p> <p>  PDF (2364 KB)  HTML</p>	
<input type="checkbox"/>	<p>13. A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization</p> <p>Jacquet, D. ; Hasbani, F. ; Flatresse, P. ; Wilson, R. ; Arnaud, F. ; Cesana, G. ; Di Gilio, T. ; Lecocq, C. ; Roy, T. ; Chhabra, A. ; Grover, C. ; Minez, O. ; Uginet, J. ; Durieu, G. ; Adobati, C. ; Casalotto, D. ; Nyer, F. ; Menut, P. ; Cathelin, A. ; Vongsavady, I. ; Magarshack, P.</p> <p>  PDF (4380 KB)  HTML</p>	
<input type="checkbox"/>	<p>14. A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information</p> <p>Oh, T. ; Venkatram, H. ; Moon, U.-K.</p> <p>  PDF (2438 KB)  HTML</p>	
<input type="checkbox"/>	<p>15. Cancellation of OpAmp Virtual Ground Imperfections by a Negative Conductance Applied to Improve RF Receiver Linearity</p> <p>Mahrof, D.H. ; Klumperink, E.A.M. ; Zhiyu Ru ; Oude Alink, M.S. ; Nauta, B.</p> <p>  PDF (3473 KB)  HTML</p>	
<input type="checkbox"/>	<p>16. Current Reference Pre-Charging Techniques for Low-Power Zero-Crossing Pipeline-SAR ADCs</p> <p>Kuppambatti, J. ; Kinget, P.R.</p> <p>  PDF (2093 KB)  HTML</p>	
<input type="checkbox"/>	<p>17. A –90 dBm Sensitivity Wireless Transceiver Using VCO-PA-LNA-Switch-Modulator Co-Design for Low Power Insect-Based Wireless Sensor Networks</p> <p>Sayilir, S. ; Loke, W.-F. ; Lee, J. ; Diamond, H. ; Epstein, B. ; Rhodes, D.L. ; Byunghoo Jung</p>	

 |  | PDF (2475 KB) |  HTML




18. A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register 

KwangSeok Kim ; WonSik Yu ; Seonghwan Cho

 |  | PDF (2202 KB) |  HTML




19. A Supply-Noise Sensitivity Tracking PLL in 32 nm SOI Featuring a Deep Trench Capacitor Based Loop Filter 

Bongjin Kim ; Weichao Xu ; Kim, C.H.

 |  | PDF (2520 KB) |  HTML

20. A CMOS 210-GHz Fundamental Transceiver With OOK Modulation 

Zheng Wang ; Pei-Yuan Chiang ; Nazari, P. ; Chun-Cheng Wang ; Zhiming Chen ; Heydari, P.

 |  | PDF (3745 KB) |  HTML

21. A Self-Powered CMOS Reconfigurable Multi-Sensor SoC for Biomedical Applications 

Yu-Jie Huang ; Te-Hsuen Tzeng ; Tzu-Wei Lin ; Che-Wei Huang ; Pei-Wen Yen ; Po-Hung Kuo ; Chih-Ting Lin ; Shey-Shi Lu

 |  | PDF (3523 KB) |  HTML

22. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure 

Chun-Cheng Liu ; Soon-Jyh Chang ; Guan-Ying Huang ; Ying-Zu Lin

 |  | PDF (1463 KB) |  HTML




23. A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS 

Kapusta, R. ; Junhua Shen ; Decker, S. ; Hongxing Li ; Ibaragi, E. ; Haiyang Zhu

 |  | PDF (1610 KB) |  HTML




24. A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration 

Musa, A. ; Wei Deng ; Siriburanon, T. ; Miyahara, M. ; Okada, K. ; Matsuzawa, A.

 |  | PDF (2265 KB) |  HTML

25. A 2 dB NF Receiver With 10 mA Battery Current Suitable for Coexistence Applications 

Mirzaei, A. ; Mikhemar, M. ; Murphy, D. ; Darabi, H.

 |  | PDF (2079 KB) |  HTML

Aims & Scope

The *IEEE Journal of Solid-State Circuits* publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Meet Our Editors

Editor-in-Chief
Michael Flynn
University of Michigan

Further Links

[Sign In](#) | [Create Account](#)

IEEE Account

[Change Username/Password](#)
[Update Address](#)

Purchase Details

[Payment Options](#)
[Order History](#)
[Access Purchased Documents](#)

Profile Information

[Communications Preferences](#)
[Profession and Education](#)
[Technical Interests](#)

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
[Contact & Support](#)

[About IEEE Xplore](#) | [Contact](#) | [Help](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Site Map](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.