


E6316: Analog systems in VLSI : HW2 Solutions

Nagendra Krishnapuram


(1) (12.2) Worst case  $R_{\text{ladder}}$  : code = 1000000 (middle tap)



$$\begin{aligned}
 T_{oc} &= R_{\text{ladder}} \cdot C &= R_{\text{ladder}} \cdot 17C + 2C \cdot R \cdot \frac{8-9}{2} \\
 &+ (R_{\text{ladder}} + R) \cdot 2C &= R_{\text{ladder}} \cdot 17C + 92RC \\
 &+ (R_{\text{ladder}} + 2R) \cdot 2C &= 3.05 \text{ ns} \\
 &+ \vdots \\
 &+ (R_{\text{ladder}} + 8R) \cdot 2C
 \end{aligned}$$

~~(12.3)~~ Settling time to 0.1% =  $6.91 \cdot T = 21.1 \text{ ns}$

(12.4) 2 string DAC



$$\begin{aligned}
 V_{out} &= (V_{top} - V_{0ff1})(1-\alpha) + (V_{bip} - V_{0ff2})\alpha + V_{0ff3} \\
 &= V_{top}(1-\alpha) + V_{bip}\alpha + \underbrace{[-V_{0ff1}(1-\alpha) - V_{0ff2}\alpha - V_{0ff3}]}_{\text{error}}
 \end{aligned}$$

ideal output

Assuming worst case addition of error and identical offsets,  $[V_{off1} = V_{off2} = V_{off3} = V_{off}]$ .

$$V_{error} = 2 \cdot V_{off} \leq V_{LSB} = \frac{5V}{2^{10}}$$

$$\therefore V_{off} \leq \frac{5V}{2^9} = 2.44 \text{ mV}$$

[This is assuming that all 3 opamp offsets are simultaneously present & adding in the worst case.

If each is present by itself,  $V_{off} \leq \frac{5V}{2^{10}} = 4.88 \text{ mV}$  ]

$$(12.6) \quad -V_{out} = \left[ \frac{b_1}{2R(1+\alpha_1)} + \frac{b_2}{4R(1+\alpha_2)} + \frac{b_3}{8R(1+\alpha_3)} + \frac{b_4}{16R(1+\alpha_4)} \right] R \cdot V_{ref}$$

$$= \underbrace{\left[ \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right] V_{ref}}_{\text{ideal output}} + \underbrace{\left[ b_1 \cdot \frac{\alpha_1}{2} + b_2 \cdot \frac{\alpha_2}{4} + b_3 \cdot \frac{\alpha_3}{8} + b_4 \cdot \frac{\alpha_4}{16} \right] V_{ref}}_{\text{error}},$$

Allowable error =  $\frac{V_{ref}}{2^{10}}$  (10 bit linearity; but the absolute linearity requirement is irrelevant here. What is asked for is the comparative accuracy requirements of the 4 resistors)

Error due to each resistor =  $\epsilon V_{ref} (= \frac{V_{ref}}{2^{10}})$ .

$$\frac{\alpha_1}{2} = \frac{\alpha_2}{4} = \frac{\alpha_3}{8} = \frac{\alpha_4}{16} = \epsilon.$$


$$d_2 = 2d_1$$

$$d_3 = 4 \cdot d_1$$


$$d_4 = 8 \cdot d_1$$

Lower significant bits can be successively worse.

(12.16). The ends of all the '2R' resistances in the circuit are at 100mV instead of 0V in the ideal case.



ideal



$$V_{ref}' = V_{ref} - 100mV$$

All the currents are scaled by  $\frac{V_{ref}'}{V_{ref}}$ .

$$\begin{aligned}\therefore \text{D/A output } V_{out} &= \frac{V_{ref}'}{2} \left( \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right) \\ &= (V_{ref} - 100mV) \left( \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right)\end{aligned}$$

~~Across~~ 100mV drop across all the switches simply scales the reference voltage. This shows the importance (⇒ switch conductance) of scaling the switch sizes with the currents they carry (so that the voltage remains a constant).

$$(12.11) . R_A = 2.0 / R_B \quad (R_B = R)$$

$$- b_{ref} = V_{ref} \cdot \left( \frac{b_1}{2.0} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right)$$

$$\text{Error} = \left( V_{ref} \cdot \frac{b_1}{2.0} - V_{ref} \cdot \frac{b_1}{2.0} \right) \quad (b_1 = 1)$$



$$\simeq -V_{ref} \cdot \frac{1}{2} \quad (0.005)$$

$$\text{Error (in LSF)} = 0.04 \text{ LSF}$$

$$V_{ref} = \frac{V_{ref}}{2^4}$$

5

(Fig.1)

$$2(a) \cdot V_{out} \Big|_{D_{in}=0} = V_{os}$$

$$V_{out} \Big|_{D_{in}=15} = V_{os} \left( 1 + \frac{R_f}{R_1} \right) + V_{ref} \cdot \underbrace{\frac{15}{16}}_{\text{ideal output}}$$

(1111)

$$= V_{os} \left( 1 + \frac{15}{16} \right) + V_{ref} \cdot \frac{15}{16}$$


$$\text{Gain} = \frac{V_{ref} \cdot 15/16 + V_{os} \cdot 15/16}{V_{ref}/16} = 15 + \frac{V_{os}}{V_{ref}} \cdot 15 = 15 \left( 1 + \frac{V_{os}}{V_{ref}} \right)$$

$\hat{=}$  offset, after adjusting for gain error

$$= \frac{V_{os}}{\left( 1 + \frac{V_{os}}{V_{ref}} \right)} \cdot \frac{1}{V_{ref}/16} = 16 \cdot \frac{V_{os}/V_{ref}}{1 + V_{os}/V_{ref}} \quad (\text{in LSBs})$$

$$(b) \text{ For offset} = 1 \text{ LSB; } \frac{V_{os}}{V_{ref}} = \frac{1}{15}$$

(c) Lowest bandwidth when all ~~resistors~~ <sup>input bits</sup> are on (= 1)  
when the code switches to 1111, the picture looks like



$\Delta I$  is the difference between the current being fed to the virtual ground between the current & previous code.

$$V_{out} = \frac{\Delta I(s) \cdot R}{1 + \frac{s}{\omega_n} \cdot \frac{R_f \cdot 16/15 \cdot R}{16/15 \cdot R}} = \frac{\Delta I(s) \cdot R}{1 + \frac{s}{\omega_n} \cdot \frac{31}{15}}$$

settling time constant =  $\frac{31}{15\omega_n}$

For settling to  $\frac{1}{4} LSB \left( \frac{1}{2^6} \right)$ , # time constants = 4.2

$$4.2 \cdot \frac{31}{15 \cdot \omega_n} = 100ns$$

$$\omega_n = 13.7 \text{ MHz} \cdot 2\pi = 86 \text{ Mrad/s.}$$

Fig. 2.

$$(a). \quad V_{out} \Big|_{D_{in}=0} = V_{os}$$

$$V_{out} \Big|_{D_{in}=k} = -v_{ref} \cdot \frac{k}{16} + V_{os} \left( 1 + R \cdot g_{in}[k] \right)$$

$g_{in}[k]$ : ~~ladder~~ impedance looking in to the ladder from the virtual ground.


[see next page for detailed calculations]

$$\Rightarrow V_{out} \Big|_{D_{in}=15} = -\frac{15}{16} v_{ref} + 2.5495 \cdot V_{os}$$

$$\text{DAC gain} = \frac{V_{out}|_{D_{in}=15} - V_{out}|_0}{V_{LSB}} = -15 + (1.5495) \cdot 16 \cdot \frac{V_{os}}{v_{ref}}$$

$$\text{DNL}[k] = \frac{V_{out}[k] - V_{out}[k-1]}{V_{LSB} \cdot \text{Gain / ideal gain}} \rightarrow 1$$

$$= \frac{j}{V_{LSB}} \cdot \frac{V_{LSB} - V_{os} \cdot R \cdot (G[k] \cdot G[k+1])}{\text{Gain / ideal gain}} - 1$$



$$b_1 = 1, \quad b_2 = b_3 = b_4 = 0; \quad R_{in1} = 2R$$

$$b_2 = 1, \quad b_1 = b_3 = b_4 = 0; \quad R_{in2} = \frac{8}{3}R$$

$$b_3 = 1, \quad b_1 = b_2 = b_4 = 0; \quad R_{in3} = \frac{32}{11}R$$

$$b_4 = 1, \quad b_1 = b_2 = b_3 = 0; \quad R_{in4} = \frac{127}{42}R$$

$$\frac{1}{R_{in}} = \frac{b_1}{2R} + b_2 \cdot \frac{3}{8R} + b_3 \cdot \frac{11}{32R} + b_4 \cdot \frac{127}{42R}$$

$$b_4 \text{ increment : } \Delta G_{in} = \frac{42}{127R} = \frac{0.3207}{R} \quad \left( \frac{1}{R_{in4}} \right)$$

$$b_3 \text{ increment : } \Delta G_{in} = 0.0130/R \quad \left( \frac{1}{R_{in3}} - \frac{1}{R_{in}} \right)$$

$$b_2 \text{ increment : } \Delta G_{in} = -\frac{0.2975}{R} \quad \left( \frac{1}{R_{in2}} - \frac{1}{R_{in3}} - \frac{1}{R_{in}} \right)$$

$$b_1 \text{ increment : } \Delta G_{in} = -\frac{0.5495}{R}$$

$$\text{when } b_1 = b_2 = b_3 = b_4 = 1, \quad G_{in} = 1.5495/R$$

$$V_{out} = -\frac{15}{16} \cdot V_{ref} + 2.5495 \cdot V_{os}$$

CALCULATING  $R_{in}$

For simplicity of expression, ignore gain error.

$$DNL[k] = -\frac{V_{os}}{V_{LSB}} R \left( G_{in}[k] - G_{in}[k-1] \right)$$

Largest  $G_{in}[k]$  occurs when MSB ( $b_4$ ) turns on

$$G_{in}[k] - G_{in}[k-1] = \frac{0.5495}{R} \quad (\cancel{\text{with gain error}}) \\ (= G_{in_1} + G_{in_2} + G_{in_3} + G_{in_4})$$

$$DNL_{max} = \frac{0.5495}{V_{LSB}} = \frac{V_{os}}{V_{LSB}}$$

~~with gain error,~~

$$DNL_{max} = \frac{0.5495 b_4 / V_{os}}{1 + \frac{16}{15} (2.5495) \frac{V_{os}}{V_{ref}}}$$

(b) For  $DNL_{max} = 1/V_{LSB}$ ,  $V_{os} = \frac{V_{LSB}}{2.5495}$

(c). Lowest bandwidth when all bits turned on.

$$G_{in} = G_{in_1} + G_{in_2} + G_{in_3} + G_{in_4} = \frac{1.5495}{R}$$

$$\text{Bandwidth} = \frac{\omega_n}{1 + R \cdot \frac{1.5495}{R}} = \frac{\omega_n}{2.5495} \quad (\text{rad/s})$$


$$\text{time constant}, \tau = \frac{2.5495}{\omega_n}$$

$$4.2\tau = 4.2 \cdot \frac{2.5495}{\omega_n} = 100\text{ns}$$

$$\omega_n = 107 \text{ Mrad/s} \quad (= 17.05 \text{ MHz})$$

$$\textcircled{3} \quad \textcircled{a}: R_{MOS} = \frac{L}{W \cdot \mu C_OX} \cdot \frac{1}{V_{GS} - V_T}$$

Use  $L = 0.25\text{ }\mu\text{m}$ , the minimum available this results in the lowest resistance for a given bias & width.



$$T = 2C \cdot R + 2C \cdot 2R + \dots + 2C \cdot 7R + C \cdot 8R$$

$$= 2C \cdot \frac{8 \cdot 9}{2} = C \cdot 8R = \underline{\underline{64 \cdot RC}}$$

$$t_{\text{settling}} = 8.3T = \underline{\underline{532.3 \cdot RC}}$$

$$\frac{1}{f_{\text{BS}}} = \frac{1}{2^2}$$

$$R = \frac{L}{W \cdot \mu C_OX} \cdot \frac{1}{V_{GS} - V_T} ; \quad C = W \cdot C_W$$

$$C_W = 1 \text{ fF}/\mu\text{m}$$


$$\therefore t_{\text{settling}} = 532.3 \cdot RC = 532.3 \cdot \frac{L \cdot C_W}{\mu C_OX (V_{GS} - V_T)}$$

$$L = 0.25\text{ }\mu\text{m} ; \quad C_W = 1 \text{ fF}/\mu\text{m} ; \quad \mu C_OX = 100 \mu\text{A}/V^2 ; \quad (V_{GS} - V_T)_{\text{min}}$$

Minimum bias $(V_{GS} - V_T)$ when the top of the R-string is connected to the output	$= (2.5V - 1V - 0.75V) = 0.75V$ $\therefore t_{\text{settling}} = 1.77 \text{ ns}$
---	---

$$\text{Conversion rate} = \frac{1}{1.77 \text{ ns}} = 564 \text{ MHz}$$

- ③ Worst case ladder resistance when the middle code is selected.



Open circuit time constant due to the ladder:

$$= R_{out} \cdot 16C$$

$$R_{out} \cdot 16C = 64 \cdot R \cdot C$$

$$\frac{R_{ladder}}{f} = R_{out} = 4 \cdot R$$

$$\therefore R_{ladder} = 16 \cdot R$$

$$I_{ladder} = \frac{V_{ref}}{R_{ladder}}$$

Absolute values can be calculated only if the switch width is known.

For  $W = 2 \mu m$ ,

$$R = 1.67 k\Omega$$

$$R_{ladder} = 26.7 k\Omega$$

$$I_{ladder} = 37.5 \mu A$$

- ④ opamp unity gain frequency  $= \omega_n$

settling time constant due to the opamp  $= \frac{1}{\omega_n}$

$$8.3 \frac{1}{\omega_n} = t_{settling, switch} = 1.77 \text{ ns}$$

$\omega_n = 4.7 \text{ rad/s}$ ; opamp unity gain frequency  $f_n = 746 \text{ MHz}$ .

② When all three are present,

~~net transfer function~~

$$\text{net settling time} \approx t_{\text{settling},1} + t_{\text{settling},2} + t_{\text{settling},3}$$
$$= 3 (1.77 \text{ ns}) = 5.31 \text{ ns}$$

$$\text{Conversion rate} = \frac{1}{5.31 \text{ ns}} = 188 \text{ MHz}$$