# A 390-mm<sup>2</sup>, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture

Toshiaki Kirihata, Senior Member, IEEE, Gerhard Mueller, Member, IEEE, Brian Ji, Gerd Frankowsky, John M. Ross, Hartmud Terletzki, Dmitry G. Netis, Member, IEEE, Oliver Weinfurtner, Member, IEEE, David R. Hanson, Member, IEEE, Gabriel Daniel, Louis Lu-Chen Hsu, Daniel W. Storaska, Armin M. Reith, Marco A. Hug, Kevin P. Guay, Manfred Selz, Peter Poechmueller, Heinz Hoenigschmid, Member, IEEE, and Matthew R. Wordeman, Senior Member, IEEE

Abstract— A 390-mm<sup>2</sup>, 16-bank, 1-Gb, double-data-rate (DDR) synchronous dynamic random access memory (DRAM) (SDRAM) has been fabricated in fully planarized  $0.175 - \mu m$ ,  $8F^2$ trench cell technology. The 1-Gb SDRAM employs a hybrid bitline architecture with 512 cells/local-bitline (LBL). Four LBL pairs are connected through multiplexers to each sense amplifier (SA). Two of the LBL pairs are coupled to the SA by wiring over two other LBL pairs using hierarchical bitlines. This results in a reduction of the number of the SA's to 1/4, reducing the chip size by 6%. A hierarchical column-select-line scheme is incorporated with a hierarchical dataline (MDQ) architecture. This makes 16-bank organization possible while sharing hierarchical column decoders and second sense amplifiers. A hierarchical 8-b prefetch scheme employs four MDO's for each read-write drive (RWD) and two RWD's for each DQ. This reduces the frequencies of the MDQ's and the RWD's to 1/8 and 1/2, respectively. A 1-V swing signaling on the RWD is used to reduce the burst current by 18 mA. The 1-V swing signaling is successfully converted to 2.1 V with self-timed first-in, first-out circuitry. The hardware data demonstrate 400-Mb/s/pin operation with a 16-mm TSOP-II package. Seamless burst operation at various frequencies has also been confirmed. These features result in a 1.6-Gb/s data rate for ×32 200-MHz DDR operation with a cell/chip area efficiency of 67.5%.

Index Terms—Double-data-rate (DDR), dynamic random access memory (DRAM), hierarchical column-select-line (CSL), hybrid bitline, low voltage, 1 Gb, prefetch, synchronous DRAM.

### I. INTRODUCTION

THE EVOLUTION of submicrometer CMOS technology [1] has steadily improved microprocessor speed. Quadrupling every three years, it has realized product chips with clock frequencies over 500 MHz [2]–[4] and even an experimental chip with a 1-GHz clock frequency [5]. It is highly desirable to have dynamic random access memories (DRAM's) not only with high density [6] but also with high performance.

Publisher Item Identifier S 0018-9200(99)08354-7.



Fig. 1. Summary of the 1-Gb SDRAM's.

Synchronous DRAM's (SDRAM's) employed a three-stagepipeline architecture [7] and 2-b prefetch architecture [8] for the consecutive column burst operation with an internal burst address counter, improving the data rate up to 125 Mb/s/pin for the 16-Mb generation. The 64-Mb SDRAM [9] introduced an address incremented pipeline scheme, realizing up to 150 Mb/s/pin. The 256-Mb SDRAM's [10], [11] employed a wave-pipeline scheme with first-in/first-out (FIFO) circuitry, boosting the data rate to approximately 250 Mb/s/pin.

In a revolutionary step, the 72-Mb Rambus DRAM (RDRAM) [12] employed 8-b prefetch and a protocol-based design with Rambus-signaling-level (RSL) interfaces, realizing up to 800 Mb/s/pin with  $\times 16$  DQ's, resulting in 1.6-Gb/s. The experimental 72-Mb synchronous-link DRAM (SLDRAM) [13] used a similar protocol-based design but also introduced source-synchronous buses and DQ calibration to overcome the DQ skewing problem in a different manner from the RDRAM RSL approach. This resulted in 400 Mb/s/pin. Although these RDRAM's [12] and SLDRAM's [13] can effectively improve the DRAM data rate at the system level, the chips exhibit less than 50% cell/chip area efficiency and are at least 10% larger than conventional SDRAM's with 60% cell/chip efficiency. Hence, the SDRAM approach would be the more cost-effective solution if it could achieve high performance.

Fig. 1 summaries the 1-Gb SDRAM's [14]–[21]. It shows the chip size, the cell/chip area efficiency, and the chip

Manuscript received March 16, 1999; revised June 3, 1999.

T. Kirihata, B. Ji, J. M. Ross, D. G. Netis, D. R. Hanson, L. L.-C. Hsu, D. W. Storaska, K. P. Guay, and M. R. Wordeman are with the IBM Semiconductor Research and Development Center, Hopewell Junction, NY 12533 USA (e-mail: kirihata@us.ibm.com).

G. Mueller, G. Frankowsky, H. Terlezki, O. Weinfurtner, G. Daniel, A. M. Reith, M. A. Hug, M. Selz, P. Poechmueller, and H. Hoenigschmid are with Infineon Technologies, IBM Semiconductor Research and Development Center, Hopewell Junction, NY 12533 USA.



Fig. 2. Microphotograph of the 1-Gb DDR SDRAM.

maximum bandwidth (data-rate/pin × the number of the DQ's). From the first report of the 1-Gb SDRAM's [14] in 1995, the 1-Gb DRAM chip size was reduced from approximately 700 mm<sup>2</sup> [14] to 500 mm<sup>2</sup> [18] in three years. This results in a chip size reduction of 70 mm<sup>2</sup> per year. The cell/chip area efficiencies vary, but the average is about 60%. With this cell/chip area efficiency of 60%, the expected 1-Gb SDRAM chip size with 0.175- $\mu$ m, 8F<sup>2</sup> cell technology is 440 mm<sup>2</sup>. The maximum bandwidth previously realized was 1.6 Gb/s [16], [18] with 200 Mb/s/pin for ×64 DQ's. However, these chips' cell efficiencies were less than 55%, and therefore were not a cost-effective solution.

This paper describes a 390-mm<sup>2</sup>, 16-bank, 1-Gb, doubledata-rate (DDR) SDRAM [19] with  $0.175-\mu m$  trench cell technology [1]. The chip employs an RDRAM-like 8-b prefetch [12] and an SLDRAM-like source-synchronous bus [13], realizing 400 Mb/s/pin with a 16-mm TSOP-II module. This results in 1.6 Gb/s with ×32 DQ's, similar to RDRAM performance [12] for the 1-Gb generation. Cell/chip area efficiency of 67.5% has been realized.

Section II gives an overview of the chip. Section III discusses key design attributes, including:

- a) hybrid bitline architecture;
- b) hierarchical column-select-line (CSL) scheme;
- c) hierarchical 8-b prefetch;
- d) 1-V swing read-write-drive (RWD) signaling.

Section IV shows hardware results. The paper's conclusion is stated in Section V.

### II. CHIP OVERVIEW

Fig. 2 shows a microphotograph of the 1-Gb DDR SDRAM [19]. The 390-mm<sup>2</sup> chip size is 27.3 mm  $\times$  14.3 mm, allowing it to fit in the existing 16-mm TSOP-II package used for the 256-Mb DRAM [22]. The chip is powered from a 2.5-V external supply, which is regulated internally to 2.1 V for support circuitry, 1.5 V for the array, and 1.0 V for RWD. The chip contains four 256-Mb quadrants, each containing eight 32-Mb banks, which are arranged in a 4  $\times$  2 matrix. Row decoders (RDEC's) are located horizontally in the center of each 256-Mb quadrant. Hierarchical column decoders (HCDEC's) divide the 256-Mb quadrant, resulting in four 64-Mb units. Row redundancy fuses and decoders are located horizontally in

RDEC's design space. Each 32-Mb unit is divided into two 16-Mb domains, where 27 flexible row redundancy replacement elements are realized without using a separate redundancy block [23]. Column redundancy fuses and decoders are arranged vertically in the HCDEC's design space. Each 32-Mb unit is divided into eight 4-Mb domains, where up to four column redundancy replacements are possible. A total of 2752 fails can be repaired by programming redundancy with 30646 laser blowable fuses. This is about twice the amount of fuses and repairability as in the 220-mm<sup>2</sup>, 256-Mb SDRAM [10]. A depletion-mode NMOS current limiter [23] is also designed for each column in order to reduce wordline-to-bitline short-circuit current. The flexible test-mode concept [24] is used including more than 100 stackable test states. These are actively used for debugging and characterization. The array voltage generators are arranged at the right and left edges of the 256-Mb quadrant. This arrangement allows the bitline sensing voltage to be effectively supplied from the power bus located horizontally over the quadrant. The break between two 32-Mb banks within a 64-Mb unit are used for arranging the power bus for the RDEC's vertically. The space under the power bus is used for allocating a decoupling capacitance with trench cells for the array voltage supply. This reduces noise generated by a bitline sensing operation. Support circuits are located between the top and bottom 512-Mb chip halves, where 88 bonding pins and 42 option and test pins are arranged in a single row.

When a pulsed RAS occurs, two out of 32 32-Mb banks (or one from each chip half) are activated as a bank for  $\times 16$ organization. This allows a 16-independent bank configuration with 12 rows, four banks, and ten column addresses. A chip configuration with 32 DQ's is also available as a bonding option, where four out of 32 32-Mb banks are activated as a bank. The  $\times 32$  organization chip has eight independent banks with 12 rows, three banks, and ten column addresses. The two quadrants in the left chip half are associated with 8 DQ's (16 DQ's for  $\times 32$ ) at the left chip edge, and the two quadrants in the right chip half are associated with 8 DQ's (16 DQ's for  $\times 32$ ) at the right chip edge.

### **III. KEY DESIGN ELEMENTS**

# A. Hybrid Bitline Scheme

Each 32-Mb bank (Fig. 3) is organized into four 8-Mb blocks, each consisting of 2-K wordlines (WL's) and 4-K bitline pairs (BL's). The single-sided WL architecture [10] supports 4-K trench cells per WL stitched with  $0.13-\Omega/sq$ aluminum M2. A hybrid BL scheme is used to improve array efficiency. Here, 512 cells are connected to each local-BL (LBL) wired with the tungsten M0 layer. This is twice the number of cells/BL used for 256-Mb DRAM's [10], [22]. Four LBL pairs are connected to each sense amplifier (SA) multiplexed through switches (MUX(0:3)) located adjacent to the SA. Two of the LBL pairs are connected to the SA multiplexers (MUX(1, 2)) by wiring over other LBL's using the aluminum M1 layer. This scheme results in a reduction of the number of SA's to 1/4 that of the 256-b/BL architecture, reducing chip size by 6%. Two-K SA's located in each 8-Mb block boundary are interleaved and multiplexed for two



Fig. 3. Hybrid-BL architecture.



Fig. 4. Hierarchical CSL architecture.

adjacent 8-Mb blocks. This makes it possible to interleave the HBL's at the center of each 8-Mb block, increasing the HBL pitch to twice the LBL pitch. The HBL capacitance is approximately 1/4 the LBL capacitance. Since half of the LBL's are directly coupled to the SA's, the additional refresh current is only 11% greater than the standard 512-cells/BL architecture. A sensing signal of about 100 mV is maintained by utilizing a 35-fF deep-trench storage capacitor with 1.5-V array voltage. Unlike previously reported hierarchical BL schemes [25], this hybrid BL scheme uses a simple four multiplexers for sharing sense amplifiers, resulting in no access speed penalty. No additional array breaks are required, minimizing the area penalty of the MUX's.

### B. Hierarchical CSL Scheme

A hierarchical column-select scheme [15] is incorporated with a hierarchical dataline architecture [10], [22]. This improves the third-metal (M3) utilization for column select and hierarchical datalines over the array. This also makes 8-b prefetch with two independent banks possible with minimum silicon area penalty. Each 64-Mb unit (Fig. 4) contains two banks: A and B. Each 64-Mb unit is configured as eight 8-Mb double segments (DSEG's). The boundary of the segment is aligned to the second-metal (M2) WL stitch break. Each 8-Mb DSEG contains eight hierarchical dataline pairs (MDQ's). The banks A and B share 64-s sense amplifiers (SSA's), which are located adjacent to the hierarchical column decoders



Fig. 5. Hierarchical 8-b prefetch.

(HCDEC's). They connect to the 64 MDQ's across the eight DSEG's, which then connect to local datalines (LDQ's) in each sense amplifier block through MDQ switches ( $SW_{MDQ}$ ). This allows the bits to be read from the BL's in the selected 8-Mb block to the MDO's, or vice versa for the write mode. The MDQ switches are activated with a row access command, resulting in no access penalty for the column access speed. In order to reduce the banking penalty, the HCDEC's drive 256 global column-select lines (GCSL's), which are common to banks A and B. Additionally each bank has four independent bank column-select-lines ( $BCSL_A$  and  $BCSL_B$ ) per 32 GCSL's to decode two column addresses with a bank address. A BL is coupled to the LDQ only when both the GCSL and BCSL are simultaneously activated. This allows bank Ato be operating in signal-development mode while performing a column access in bank B by activating GCSL and  $BCSL_B$ while disabling BCSL<sub>A</sub>. Only 256 GCSL's, 64 BCSL's, and 64 MDQ pairs are allocated over each 64-Mb unit. The array power and ground wires are arranged in the remaining space, reducing the voltage drop that occurs when 64 bits are read or written simultaneously for the hierarchical 8-b prefetch.

### C. Hierarchical 8-b Prefetch

Each 64-Mb unit (Fig. 5) is logically divided into even and odd 32-Mb column-address regions. Each region contains eight sets of four even MDQ's (MDQ(0:3)) or eight sets of four odd MDQ's (MDQo(0:3)). Each set of MDQe(0:3) and MDQo(0:3) supports eight burst bits for the corresponding DQ as a hierarchical 8-b prefetch. Sixty-four bits, or eight burst bits  $\times$  8 DQ's, are simultaneously read or written with eight sets of MDQe(0:3) and MDQo(0:3) per column access. Two out of eight burst bits on MDQe(0:3) and MDQo are then selected by one out of four pointers (PNTe(0:3) for MDQe(0:3)and PNTo(0:3) for MDQo(0:3), transferring two consecutive burst bits to the corresponding RWDe and RWDo simultaneously. For a sequential burst with an odd starting addresses, the PNTe $\langle 0:3 \rangle$  are generated from incremented addresses. For example, if the starting column address is zero,  $PNTe\langle 0 \rangle$  and  $PNTo\langle 0 \rangle$  are simultaneously activated. On the other hand, if the staring column address is one, incremented  $PNTe\langle 1 \rangle$  and  $PNTo\langle 0 \rangle$  are activated simultaneously. The two even and odd bits on RWDe and RWDo are then sent to two



Fig. 6. A 1-V swing single-ended RWD.

FIFO circuits (FIFO<sub>0</sub> and FIFO<sub>1</sub>) when the FIFO input pointer (PNTI) is enabled. PNTI includes a reordering switch so that the even and odd bits are stored as the first and second burst bits in FIFO<sub>0</sub> and FIFO<sub>1</sub>, respectively. The eight RWDe's and eight RWDo's for eight DQ's are twisted at the center of each HCDEC and shared with the adjacent 64-Mb unit, eliminating 32 wires or 75  $\mu$ m per chip [26]. This hierarchical 8-b prefetch architecture reduces the array and datapath frequencies to 1/8 (or 20-ns cycle time) and 1/2 (or 5-ns cycle time), respectively, for the 200-MHz DDR operation. Final one out of two selection is enabled by the FIFO output, boosting the column burst frequency over 400 Mb/s per DQ.

# D. 1-V Swing Read-Write-Drive Signaling

Reducing the column burst current is an important design goal particularly for  $\times$ 32 200-MHz DDR operation. The signal transfer from the second sense amplifiers (SSA's) to the FIFO circuitry is a significant contributor to the column burst current. Single-ended RWD signaling [10] was proposed to reduce RWD current. The result was a reduction of 50% of the current for complementary RWD signaling [22]. A 75% current reduction would be expected on average, assuming a random data pattern. The previous single-ended RWD signaling, however, consumed 60 mA for 200-MHz DDR operation. This causes a voltage drop from the external power bus, limiting the burst frequency. When CMOS drivers are used to realize lowvoltage signaling [15], [27]–[28], the gate overdrive of the PMOS pullup device is reduced as the voltage is reduced, causing a speed penalty.

To improve performance, low-voltage RWD signaling is implemented with the NMOS-only driver, shown in Fig. 6. The NMOS pullup device has increased the gate overdrive as the voltage is reduced, resulting in a high-speed RWD swing. Low-threshold-voltage NMOS's (shown encircled in Fig. 6) are used in the RWD driver and FIFO receiver to further improve performance at low voltage. During a read operation, a CMOS cross-coupled SSA amplifies the 200-mV signal on the MDQ pair, which is latched at the node GD. MDQ's are quickly reset when the SSAE signal turns off for the next column command in a pipeline manner. PNT $\langle 0:3 \rangle$ sequentially selects one out of four GD $\langle 0:3 \rangle$ , resulting in a 4-bit burst transfer per RWD. The FIFO circuitry uses a



Fig. 7. Measured 32-Mb bitmap and waveforms.

self-timed dynamic latch, where the 1-V-swing RWD data are fetched at the node  $\overline{FIFO}$  when the input pointer (PNTI) goes high. The node  $\overline{FIFO}$  is precharged to 2.1 V after the data have been transferred to DQ with output pointer (PNTO). An RWD delay monitor is used to synchronize the RWD operation with the PNTI. The 1-V-swing single-ended RWD reduces the peak burst current by 36 mA and reduces the average burst current by 18 mA compared to the CMOS level (2.1 V) swing RWD for the  $\times$ 32 200-MHz DDR operation.

# IV. HARDWARE RESULTS

Fig. 7 shows the measured 32-Mb bitmap, which was obtained using the following image-sensing procedure, which visually demonstrates cell operation. The array is first written with a physical "1" data pattern. A clear film with opaque letters "Gb" is placed over the array, and the chip placed under a microscope. The microscope light is used to illuminate the chip. The cells that are not masked by the template collect photo-induced electrons in the n+ junction of the storage node of these cells. The collected charge changes the data in the unmasked cells from a physical "1" to a physical "0." These cells appear as fails or dark areas on the bitmap. The cells under the template retain their data and appear as passes or light areas on the bitmap. The resulting bitmap, shown in Fig. 7, demonstrates the successful functionality of the chip. Fig. 7 also shows the measured CLK, CAS, DQS, and DQ waveforms measured at 85°. After the preamble of the DQS, DQ starts to swing, while synchronizing with the DQS in a source-synchronous manner.

Fig. 8 shows a scanning electron microscope cross section of the array showing the deep trench as having over 35 fF capacitance, wordline (WL: poly), local bitline (LBL: M0 Al), hierarchical hybrid bitline (HBL: M1 Al), and master wordline for the stitched WL architecture (MWL: M2 Al). Note that the MWL is also pitched limited, which is successfully realized with planarized 0.175- $\mu$ m, 8F<sup>2</sup> trench technology [1].

Fig. 9 shows a chip microphotograph of an experimental 128-Mb DRAM. This chip was designed prior to the 1-Gb DRAM for studying hybrid BL architecture, hierarchical



Fig. 8.  $0.175 \ \mu m$ ,  $8F^2$  trench technology.



Fig. 9. Microphotograph of the experimental 128-Mb DRAM.

column-select circuitry, 8-b prefetch, and 1-V-swing RWD signaling. The 128-Mb DRAM is almost identical to the 128-Mb double units used in the 1-Gb DRAM. It does, however, include 512 cells/BL for the right 64-Mb unit and hybrid BL with 256 cells/BL for the left 64-Mb unit. By opening the BL multiplexer with a test mode [24], 1024 cells/BL and hybrid BL with 512 cells/BL operation can also be studied. Fig. 10 shows the measured refresh currents of: 1) 512 cells/BL, 2) hybrid 256 cells/BL, and 3) hybrid 512 cells/BL, which agree with the calculated numbers. Although the 512 cells/BL scheme consumes 50% more current over that measured in the conventional 256 cells/BL, the chip size reduction due to the reduction of the sense amplifiers is significant. The additional refresh current required for the hybrid BL scheme with 512 cells/BL is only 11%. Fig. 10 also shows the measured RWD waveforms with signaling voltages of 0.5, 0.75, 1.0, and 1.5 V, demonstrating 200-Mb/s data rate with 0.75 V  $\sim$  1.5 V.

Fig. 11 shows the DQ waveforms and the burst currents measured in the 1-Gb DDR SDRAM at 85° at the wafer level.



Fig. 10. Measured refresh current and RWD waveforms.



Fig. 11. Measured seamless burst read waveforms for various frequencies.



Fig. 12. 400-Mb/s/pin burst read waveforms measured from the chip in 16-mm TSOP-II module.

Seamless burst read operations were performed for various frequencies. Excellent functionality is observed for a wide range of frequencies. The current dissipation for 167-MHz DDR operation is 240 mA. Fig. 12 shows the clock, data output (DQ), and data strobe (DQS) for 200-MHz DDR operation. The waveforms were measured from the chip in a TSOP-II module with stub series terminated logic (SSTL) interfaces for the 8-b burst mode. After the preamble of DQS, the DQ swings, demonstrating 400 Mb/s/pin. This results in 1.6-Gb/s/chip bandwidth with  $\times$ 32 organization. The maximum operating frequency could not yet be confirmed due to the tester limitations. Operation over 600 Mb/s/pin is predicted by simulation, realizing 2.4 Gb/s.



Fig. 13. Components of the chip size reduction.

TABLE	Ι			
SUMMARY OF THE 390-mm <sup>2</sup> ,	1-Gb	DDR	SDRA	M

Technology	0.175µm 8F <sup>2</sup> CMOS Trench	
Chip Size	14.3mm x 27.3mm (390.39mm2)	
Package	16mm x 29.5mm 88pin TSOP-II	
Memory Cell	0.35µm x 0.7µm	
Voltage	$V_{DD}: 2.5V$ $V_{SUPPORT} = 2.1V$ $V_{ARRAY} = 1.5V$ $V_{RWD} = 1.0V$	
Organization	4Mb x 16banks x 16DQs 4Mb x 8banks x 32DQs	
Interface	SSTL/LVTTL	
Performance	800MB/sec for x16 1.6GB/sec for x32	
Refresh	8K / 16K	

# V. CONCLUSIONS

A 390-mm<sup>2</sup>, 16-bank, 1-Gb DDR DRAM with  $0.175-\mu$ m CMOS trench technology has been demonstrated. This chip realized high performance of 1.6-Gb/s or beyond while maintaining superior cell/chip area efficiency of 67.5%. This demonstrates the feasibility of over 200-MHz DDR SDRAM operation with an approach that is more cost effective than other approaches [12], [13], [16], [18], making DDR SDRAM a potential candidate for future computer systems. These accomplishments have been realized by the following key ideas:

- 1) hybrid-BL architecture;
- 2) hierarchical CSL scheme;
- 3) hierarchical 8-b prefetch;
- 4) 1-V swing RWD signaling.

This paper also discussed the important advantages of the trench cell technology over the stacked cell technology to enable 512 cells/BL, an additional layer for the hybrid BL, and 4-K stitched WL architecture in 0.175- $\mu$ m minimum features. Fig. 13 shows the components of chip size reductions, where the chip size reference is extrapolated from a 256-Mb DRAM [10]. The 14.3 × 27.3 mm<sup>2</sup>, 1-Gb DRAM [19] has realized 67.5% cell/chip efficiency, which is approximately 15% smaller than a conventional chip [10] with 57% cell/chip

efficiency. Table I summarizes the chip's features and process technology.

# ACKNOWLEDGMENT

The authors would like to thank V. Kiefer, H. Haffner, and J. DeBrosse for their extensive computer-aided-design support; G. Lehmann for logic verifications; and C. Hwang, S. Panaroni, B. Frankowsky, J. Ji, H. Phan, and S. Schulze for the layout of the 1-Gb DRAM. The authors would also like to thank the IBM/Siemens DRAM DDA integration team led by Dr. G. Bronner and the IBM ASTC team for the excellent 0.175- $\mu$ m CMOS technology and fabrications. They also wish to thank the characterization team led by R. Presson, and particularly J. Mendes for the 200-MHz DDR operation used for this paper.

### REFERENCES

- R. Longo *et al.*, "An evaluation of X-ray lithography using a 0.175 mm (0.245 mm<sup>2</sup> cell array) 1Gb DRAM technology," in *Symp. 1998 VLSI Technologies Tech. Papers*, pp. 82–83.
- [2] G. Northrop, R. Averill, K. Barkley, S. Carer, Y. Chan, Y. H. Chan, M. Check, D. Hoffman, W. Huott, B. Krumm, C. Kygowski, J. Liptay, M. Mayo, T. McNamara, T. McPherson, E. Schwarz, L. Sigal, T. Slegel, C. Webb, D. Webber, and P. Williams, "600MHz G5 S/390 microprocessor," in *ISSCC Dig. Tech. Papers*, 1999, pp. 88–89.
- [3] S. Hesley, V. Andrade, B. Burd, G. Constant, J. Correll, M. Crowley, M. Golden, N. Hopkins, S. Islam, S. Johnson, R. Khondker, D. Meyer, J. Moench, H. Partovi, R. Posey, F. Weber, and J. Yong, "A 7thgeneration ×86 microprocessor," in *ISSCC Dig. Tech. Papers*, 1999, pp. 92–93.
- [4] S. Fischer, R. Senthinathan, H. Rangchi, and H. Yazdanmehr, "A 600MHz IA-32 microprocessor with enhanced data streaming for graphics and video," in *ISSCC Dig. Tech. Papers*, 1999, pp. 98–99.
- [5] J. Silberman, N. Aoki, D. Boerstler, J. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. Lee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, and B. Zoric, "A 1.0GHz single-issue 64b power integer processor 230," in *IEEE ISSCC, Dig. Tech. Papers*, 1998, pp. 230–231.
- [6] T. Murotani, I. Naritake, T. Matano, T. Ohtsuki, N. Kasai, H. Koga, K. Koyama, K. Nakajima, H. Yamaguchi, H. Watanabe, and T. Okuda, "A 4-level storage 4Gb DRAM," in *ISSCC Dig. Tech. Papers*, 1997, pp. 74–75.
  [7] Y. Takai, M. Nagase, M. Kitamura, Y. Koshikawa, N. Yoshida, Y.
- [7] Y. Takai, M. Nagase, M. Kitamura, Y. Koshikawa, N. Yoshida, Y. Kobayashi, T. Obara, Y. Fukuzo, and H. Watanabe, "250Mb/s synchronous DRAM using a 3-stage-pipeline architecture," *IEEE J. Solid-State Circuits*, vol. 29, pp. 426–431, Apr. 1994.
- [8] Y. Choi, M. Kim, H. Jang, T. Kim, S.-B. Lee, H.-C. Lee, C. Park, S. Lee, C.-S. Kim, S. Cho, E. Haq, J. Karp, and D. Chin, "16-Mb synchronous DRAM with 125-Mbyte/s data rate," *IEEE J. Solid-State Circuits*, vol. 29, pp. 529–533, Apr. 1994.
- [9] Y. Kodama, M. Yanagisawa, K. Shigenobu, T. Suzuki, H. Mochizuki, and T. Ema, "A 150-MHz 4-bank 64Mb SDRAM with address incrementing pipeline scheme," in *Symp. 1994 VLSI Circuits Dig. Tech. Papers*, pp. 81–82.
- [10] T. Kirihata, M. Gall, K. Hosokawa, J.-M. Dortu, H. Wong, K.-P. Pfefferl, B. Ji, O. Weinfurtner, J. DeBrosse, H. Terletzki, M. Selz, W. Ellis, M. Wordeman, and O. Kiehl, "A 220-mm<sup>2</sup> 256-Mb SDRAM with singlesided stitched WL architecture," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1711–1719, Nov. 1998.
- [11] T. Saeki, N. Yuji, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y. Hoshino, K. Miyano, S. Isa, E. Kakehashi, J. M. Drynan, M. Komuro, T. Fukase, H. Iwasaki, J. Sekine, M. Igeta, N. Nakanishi, T. Itami, K. Yoshida, H. Yoshino, S. Hashimoto, T. Yoshii, M. Ichinose, T. Imura, M. Uziie, K. Koyama, Y. Fukuzo, and T. Okuda, "A 2.5ns clock access 250MHz 256Mb SDRAM with a synchronous mirror delay," in *ISSCC Dig. Tech. Papers*, 1996, pp. 374–375.
- [12] S. Takase and N. Kushiyama, "A 1.6GB/s DRAM with flexible mapping redundancy technique and additional refresh scheme," in *ISSCC Dig. Tech. Papers*, 1999, pp. 410–411.

- [13] L. Paris, J. Benzreba, P. DeMone, M. Dunn, L. Falkenhagen, P. Gillingham, I. Harrison, W. He, D. MacDonald, M. MacIntosh, B. Millar, K. Wu, H.-J. Oh, J. Stender, V. Chen, and J. Wu, "A 800MB/s 72Mb SLDRAM with digitally-calibrated DLL," in *ISSCC Dig. Tech. Papers*, 1999, pp. 414–415.
- [14] T. Sakata, M. Horiguchi, T. Sekiguchi, S. Ueda, H. Tanaka, E. Yamasaki, Y. Nakagome, M. Aoki, T. Kaga, M. Ohkura, R. Nagai, F. Murai, T. Tanaka, S. Iijima, N. Yokoyama, Y. Gotoh, K. Shoji, T. Kisu, H. Yamashita, T. Nishida, and E. Takeda, "An experimental 220MHz 1Gb DRAM with a distributed-column-control architecture," in *ISSCC Dig. Tech. Papers*, 1995, pp. 252–253.
- [15] J.-H. Yoo, C.-H. Kim, K.-C. Lee, K.-H. Kyung, S.-M. Yoo, J.-H. Lee, M.-H. Son, J.-M. Han, B.-M. Kang, E. Haq, S.-B. Lee, J.-G. Park, K.-P. Lee, K.-Y. Lee, K.-N. Kim, S.-I. Cho, J.-W. Park, and H.-K. Lim, "A 32-bank 1Gb DRAM with 1GB/s bandwidth," in *ISSCC Dig. Tech. Papers*, 1996, pp. 378–379.
  [16] Y. Nitta, N. Sakashita, K. Shimomura, F. Okuda, S. Yamakawa, A.
- [16] Y. Nitta, N. Sakashita, K. Shimomura, F. Okuda, S. Yamakawa, A. Furukawa, K. Kise, H. Watanabe, Y. Toyoda, T. Fukada, M. Hasegawa, M. Tsukude, K. Arimoto, S. Baba, Y. Tomita, S. Komori, K. Kyuma, and H. Abe, "A 1.6GB/s 1Gb SDRAM with hierarchical square-shaped memory block and distributed bank architecture," in *ISSCC Dig. Tech. Papers*, 1996, pp. 376–377.
- [17] S. Tanoi, Y. Tokunaga, T. Tanabe, K. Takahashi, A. Okada, M. Itoh, Y. Nagatomo, Y. Ohtsuki, and M. Uesugi, "On-wafer BIST of a 200Gb/s failed-bit search for 1Gb DRAM," in *ISSCC Dig. Tech. Papers*, 1997, pp. 70–71.
- [18] S. Eto, M. Matsumiya, M. Takita, Y. Ishii, T. Nakamura, K. Kawabata, H. Kano, A. Kitamoto, T. Ikeda, T. Koga, M. Higashino, Y. Serizawa, K. Itabashi, O. Tsuboi, Y. Yokoyama, and M. Taguchi, "A 1Gb SDRAM with ground level precharged bitline and nonboosted 2.1V word line," in *ISSCC Dig. Tech. Papers*, 1998, pp. 82–83.
- [19] T. Kirihata, G. Mueller, B. Ji, G. Frankowsky, J. Ross, H. Terletzki, D. Netis, O. Weinfurtner, D. Hanson, G. Daniel, L. Hsu, D. Storaska, A. Reith, M. Hug, K. Guay, M. Selz, P. Poechmueller, H. Hoenigschmid, and M. Wordeman, "A 390mm<sup>2</sup> 16 bank 1Gb DDR SDRAM with hybrid bitline architecture," in *ISSCC Dig. Tech. Papers*, 1999, pp. 422–423.
- [20] H. Yoon, G. W. Cha, C. S. Yoo, N. J. Kim, K. Y. Kim, C. H. Lee, K. N. Lim, K. C. Lee, J. Y. Jeon, T. S. Jung, H. S. Jeong, K. N. Kim, and S. I. Cho, "A 2.5V 333Mb/s/pin 1Gb double data rate SDRAM," in *ISSCC Dig. Tech. Papers*, 1999, pp. 412–413.
  [21] Y. Takai, M. Fujita, K. Nagata, S. Isa, S. Nakazawa, A. Hirobe, H.
- [21] Y. Takai, M. Fujita, K. Nagata, S. Isa, S. Nakazawa, A. Hirobe, H. Ohkubo, M. Sakao, S. Horiba, T. Fukase, Y. Takaishi, M. Matsuo, M. Komuro, T. Uchida, T. Sakoh, S. Uchiyama, Y. Takada, J. Sekine, N. Nakanishi, T. Oikawa, M. Igeta, H. Tanabe, H. Miyamoto, T. Hashimoto, H. Yamaguchi, K. Koyama, Y. Kobayashi, and T. Okuda, "A 250Mb/s/pin 1Gb double data rate SDRAM with a bi-directional delay and inter-bank shared redundancy scheme," in *ISSCC Dig. Tech. Papers*, 1999, pp. 412–413.
- [22] Y. Watanabe, H. Wong, T. Kirihata, D. Kato, J. K. DeBrosse, T. Hara, M. Yoshida, H. Mukai, K. N. Quader, T. Nagai, P. Poechmuller, P. Pfefferl, M. R. Wordeman, and S. Fujii, "A 286mm<sup>2</sup> 256Mb DRAM with ×32 both ends DQ," *IEEE J. Solid-State Circuits*, vol. 31, pp. 567–574, Apr. 1996.
- [23] T. Kirihata, Y. Watanabe, H. Wong, J. K. DeBrosse, M. Yoshida, D. Kato, S. Fujii, M. R. Wordeman, P. Poechmuller, S. A. Parke, and Y. Asao, "A fault-tolerant designs for 256Mb DRAM," *IEEE J. Solid-State Circuits*, vol. 31, pp. 558–566, Apr. 1996.
- [24] T. Kirihata, H. Wong, J. K. DeBrosse, Y. Watanabe, T. Hara, M. Yoshida, M. R. Wordeman, S. Fujii, Y. Asao, and B. Krsnik, "A flexible test mode approach for 256-Mb DRAM," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1525–1534, Oct. 1997.
- [25] M. Asakura, T. Ooishi, M. Tsukude, S. Tomishima, T. Eimori, H. Hidaka, Y. Ohno, K. Arimoto, K. Fujishima, T. Nishimura, and T. Yoshihara, "An experimental 256-Mb DRAM with boosted senseground scheme," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1303–1309, Nov. 1994.
- [26] C. Kim, J. Lee, J. Lee, B. Kim, C. Park, S. Lee, S. Lee, C. Park, J. Roh, H. Nam, D. Kim, T. Jung, and C. Cho, "A 640MB/s bi-directional data strobed double-data-rate SDRAM with a 40mW DLL circuit for 256MB memory system," in *ISSCC Dig. Tech. Papers*, 1998, pp. 158–159.
- [27] Y. Nakagome, K. Itoh, M. Isoda, I. Takeuchi, and M. Aoki, "Sub-1-V swing internal bus architecture for future low-power ULSI's," *IEEE J. Solid-State Circuits*, vol. 28, pp. 414–419, Apr. 1993.
- [28] K. Lee, C. Kim, H. Yoon, K.-Y. Kim, B.-S. Moon, S. Lee, J.-H. Lee, N.-J. Kim, and S.-I. Cho, "A 1Gbit synchronous dynamic random access memory with an independent subarray-controlled scheme and a hierarchical decoding scheme," *IEEE J. Solid-State Circuits*, vol. 33, pp. 779–786, May 1998.



**Toshiaki Kirihata** (A'92–SM'99) received the B.S. and M.S. degrees in precision engineering from Shinshu University, Nagano, Japan, in 1984 and 1986, respectively.

In 1986, he joined IBM Research, Tokyo Research Laboratory, IBM Japan, Ltd. There, he was involved in research and development related to CMOS VLSI technology and circuit design. From 1987 to 1989, he worked on the circuit design and characterization of a 22-ns, 1-Mb CMOS high-speed DRAM with researchers and engineers at the IBM

T. J. Watson Research Center, IBM Yasu Technology Application Laboratory, and IBM Yasu Plant, Japan. From 1989 to 1991, he was a Lead Engineer for a 14-ns, 4-Mb high-speed DRAM circuit design. He then joined a low-power DRAM project at IBM Burlington Laboratory, IBM Microelectronics Division, Burlington, VT, working primarily on the 2/3  $V_{\rm dd}$  sensing scheme with a limited bitline swing. From 1993 to 1996, he worked on the 286-mm<sup>2</sup>, 256-Mb DRAM joint development as a Lead Engineer with Toshiba and Siemens researchers at IBM, Hopewell Junction, NY. He then led a 256-Mb synchronous DRAM design project, which was also a joint project with Toshiba and Siemens, until 1997. He transferred from Tokyo Research Laboratory, IBM Japan, to IBM Research, T. J. Watson Research Center, as a Senior Engineer in 1996. Since 1997, he has been working on a 390-mm<sup>2</sup>, 1-Gb DDR SDRAM design and a 512-Mb, DDR2 SDRAM design as a Product Design Team Leader at IBM, Hopewell Junction, NY. He presented papers at ISSCC 1998 and 1999.

Mr. Kirihata is a member of the Institute of Electronics, Information and Communication Engineers of Japan.



**Gerhard Mueller** (M'99) received the Diploma degree in technical physics and the Ph.D. degree in physics from the Technische Universitaet Muenchen, Germany, in 1989 and 1992, respectively.

Since 1996, he has been with Infineon Technologies (the former semiconductor division of Siemens), where he is the Team Leader of the 1-Gb product design department. He is currently working within the DRAM Development Alliance (Hopewell Junction, NY) on the next generation of

memory chips. From 1994 to 1995, he was with Philips, Eindhoven, The Netherlands. From 1993 to 1994, he was with AT&T Bell Laboratories, Murray Hill, NJ.

Dr. Mueller received the Otto-Hahn Medal from the Max-Planck Gesellschaft, Germany, in 1993 for his work on electric transport in semiconductor structures.



**Brian Ji** received the B.S. degree from the University of Science and Technology of China, Hefei, in 1984 and the Ph.D. degree in physics from Harvard University, Cambridge, MA, in 1991.

He joined IBM Microelectronics, Hopewell Junction, NY, in 1996, where he has been working on the embedded memory macro, 256-Mb, 512-Mb, and 1-Gb DRAM's.



**Gerd Franskowsky** is an Engineer at Infineon Technologies (the former semiconductor division of Siemens), Hopewell Junction, NY. He was responsible for the datapath circuitry and test issues with respect to the 1-Gb DRAM design.



John M. Ross received the B.S.E.E. degree from Virginia Polytechnic Institute and State University, Blacksburg, in 1989 and the M.S.E.E. degree from Columbia University, New York, in 1993.

He is an Advisory Engineer at IBM's Semiconductor Research and Development Center, Hopewell Junction, NY. He joined IBM's Hopewell Junction facility in 1989 as a Test Equipment Designer and later became involved in the study of soft errors in semiconductor memories. He has since worked on the design of wide-bus transceivers for chip-scale

packaging and in 1997 joined the DRAM Development Alliance where he is currently working on gigabit memory designs.



**David R. Hanson** (M'72) received the B.S.E.E. degree from Rochester Institute of Technology, Rochester, NY, and the M.S.E.E. degree from Syracuse University, Syracuse, NY.

He is an Advisory Engineer in IBM's Semiconductor Research and Development Center, Hopewell Junction, NY. He joined IBM in 1985 and has engaged in the design of two generations of highspeed SRAM's and several ASIC products. In 1996, he joined the DRAM Development Alliance and has worked on the design of 256-Mb, 512-Mb, and 1-Gb DRAM's.



Hartmud Terletzki received a degree in electrical engineering from the Technical University Berlin, Germany, in 1984.

From 1984 to 1991, he was with Corporate Research and Development, Microelectronics, Siemens, working in design, measurement, and failure analysis of micrometer and submicrometer technologies. He was responsible for the development of high-performance ESD circuits and latchup robustness design issues for the 4- and 16-M generation DRAM's. From 1991 to 1994, he was

working in the area of high-performance digital and analog IO circuit design for various ECL, TTL, GTL, CML, and low-voltage as well as mixed-voltage applications. From 1994 to 1996, he was with the Public Communication Networks Design Center, Siemens, where he worked on CML interfaces for an 830-MHz CMOS switching element for B-ISDN ATM applications. In 1996, he joined Siemens Semiconductor, Siemens Microelectronics, Inc., where he is within the DRAM Development Alliance (IBM, Siemens, Toshiba) in New York. He is currently working in the design team developing the 1-Gb synchronous DRAM.



**Gabriel Daniel** received the B.S.E.E. degree and the M.S.E.E. degree in device physics and VLSI design from San Jose State University, San Jose, CA, in 1994 and 1995, respectively.

In 1993, he was a Packaging Engineer at AMD, where he studied the limits of fine-pitch packages. Subsequently, he worked as a Product Engineer at Lattice Semiconductor, where he was responsible for the characterization and qualification of high-density complex PLD's. He then joined the Advanced Technology Department of Philips Semi-

conductors as a Device Development Engineer, where he supported the research and development of the next-generation BiCMOS processes/devices. Since 1996, he has been with Siemens Microelectronics at the DRAM Development Alliance with IBM in Hopewell Junction, NY, as a DRAM Design Engineer, where he has been engaged in the design and development of 256-Mb, 512-Mb, and 1-Gb chips.



**Dmitry G. Netis** (S'92–M'96) received the B.S. degree from the University of Rochester, Rochester, NY, in 1995 and the M.E. degree from Cornell University, Ithaca, NY, in 1996, both in electrical engineering.

In 1996, he joined the IBM Semiconductor Research and Development Center, Hopewell Junction, NY, where he has been involved in product design and architecture development of 256-Mb, 512-Mb, and 1-Gb DRAM's under a joint project initiative among IBM, Siemens, and Toshiba. His interests lie

in areas of high-speed memory circuit design, system architecture, and CAD.



Louis Lu-Chen Hsu received the M.S. degree in chemical engineering from Arizona State University, Tempe, in 1981 and the M.S. degree in electrical engineering from Columbia University, New York, in 1990.

He joined Signetics, Albuquerque, NM, in 1982 as a Process Engineer. In 1994, he joined IBM, Fishkill, NY, and was responsible for process development and device optimization, which includes high-performance complementary bipolar devices, low-cost BiCMOS process integration, and several

semiconductor memory studies, such as flash memory, TFT SRAM, and deep-trench DRAM. Since 1992, he has joined different circuit and product design teams and participated in 1-M flash memory protocol, PPC603 memory management unit, 4-M SOI SRAM, and 1-Gb DRAM design projects. He has received 93 U.S. patents.



**Oliver Weinfurtner** (M'99) received the master's degree in electrical engineering from the University of Erlangen-Nuernberg, Germany, in 1990.

He joined Siemens in 1991 and worked on CMOS and BiCMOS design for low-power signalprocessing applications and on DRAM design. Since 1996, he has been with the IBM/Siemens/Toshiba DRAM Development Alliance, Hopewell Junction, NY.



**Daniel W. Storaska** received the B.S. degree in physics from Miami University, Oxford, OH, in 1995 and the B.S. degree in electrical engineering from Columbia University, New York, in 1997.

He joined IBM's Microelectronics Division in 1997 as part of the DRAM Development Alliance among IBM, Siemens, and Toshiba. He has been involved in design and characterization of 256-Mb, 512-Mb, and 1-Gb DRAM generations at IBM's Semiconductor Research and Development Center, Hopewell Junction, NY. Currently, his interests lie



**Armin M. Reith** received the B.S. degree in computer science from the Fachhochschule Furtwangen, Germany, in 1995.

He then joined the Siemens Microcontroller Group, Munich, Germany, where he developed embedded memory testchips and microcontrollers. Since 1997, he has been with Infineon Technologies, Inc. (the former semiconductor division of Siemens), in the DRAM Development Alliance, Hopewell Junction, NY, working on 1-Gb DRAM arrays and array testchips.

Marco A. Hug received the B.S. degree in computer science from the Fachhochschule Furtwangen, Germany, in 1997. In 1998, he joined the Siemens DRAM division

In 1998, he joined the Stemens DRAM division as part of the DRAM Development Alliance among IBM, Toshiba, and Siemens. He has been involved in layout and CAD of the 1-Gb DRAM DDA chips and is currently working on new layout support programs for the DDA.



Kevin P. Guay has been with IBM since 1990. In this time he has worked in electrical characterization, physical failure analysis, and presently physical design. He has been involved in many projects, including Oberon, Mach 5, and Orion. He is presently working on layout and layout team coordination for the DRAM Development Alliance Apollo Project.

**Manfred Selz** received the Dipl.-Ing. M.Sc. and Dr.-Ing. Ph.D. degrees in electrical engineering from the University of Erlangen-Nuernberg, Germany, in 1989 and 1994, respectively.

He was a Research Assistant at the Institute of Computer-Aided Circuit Design at the University of Erlangen-Nuernberg, focusing on synthesis with hardware description languages. Since 1995, he has been working for Siemens AG, Siemens Microelectronics, and Infineon Technologies in CAD support for DRAM design in Hopewell Junction, NY. Peter Poechmueller received the M.S.E.E. and Ph.D.E.E. degrees from Darmstadt University of Technology (THD), Germany, in 1989 and 1994, respectively.

From 1990 to 1994, he was a Researcher at the Institute of THD working on different topics in the area of microelectronic design automation, ASIC, and mechatronic system design. In 1994, he joined Infineon Technologies (the former semiconductor division of Siemens). From 1994 to 1998, he was assigned to Toshiba/Siemens/IBM 256-Mb DRAM Development and Siemens/IBM 1-Gb DRAM development. He currently is a Manager with Infineon Technologies, Munich, Germany.

**Heinz Hoenigschmid** (M'96) is with Infineon Technologies (the former semiconductor division of Siemens), Munich, Germany, where he currently is a Team Leader. For the 1-Gb design, he was responsible for the  $8F^2$  array and hybrid bitline architecture as a Lead Engineer.



Matthew R. Wordeman (M'78–SM'90) received the B.S. degree from the University of Cincinnati, Cincinnati, OH, in 1978, the M.S. degree from the Polytechnic Institute of New York, Brooklyn, in 1982, and the Dr. Eng. degree from Columbia University, New York, in 1986, all in electrical engineering.

He first joined IBM at the T. J. Watson Research Center in 1978. His early research included a study of ionizing radiation induced soft errors in dynamic RAM's as well as the development of polycide

technologies for DRAM applications. Soon his interests turned to a study of MOSFET device design, MOSFET scaling theory, and the limits of MOSFET miniaturization. In 1986, he became Manager of a group at the Watson Labs responsible for research in MOSFET device design. With a team of scientists at Watson Labs, he designed and characterized 70-nm channel length MOSFET's, which clearly demonstrated the effects of velocity overshoot in short-channel MOSFET's. He became Manager of IBM Research Division's DRAM Design Group in 1990, where his group studied advanced memory architectures. In 1992, he joined the IBM Microelectronics Division in a 256-Mb DRAM development project as a part of the product design department. He currently manages a DRAM design group in IBM's Semiconductor Research and Development Center.

Dr. Wordeman was a corecipient of the 1997 IEEE Cledo Brunetti Award.